View previous topic :: View next topic |
Author |
Message |
aruna1
Joined: 14 Oct 2008 Posts: 103
|
interrupt priority order in 12F675 |
Posted: Sat Aug 01, 2009 9:12 pm |
|
|
Guys, is there interrupt priority order in 12F675? Like if both external interrupt and timer interrupt occur at the same time, which interrupt service routine will run first? Is there any way we can set priorities?
And can we use the comparator interrupt as zero voltage detector?
Thanks |
|
![](templates/subSilver/images/spacer.gif) |
tester
Joined: 29 Jun 2009 Posts: 40 Location: Russia, SPb
|
Re: interrupt priority order in 12F675 |
Posted: Sun Aug 02, 2009 1:44 am |
|
|
Code: |
#priority timer1, ext
|
|
|
![](templates/subSilver/images/spacer.gif) |
aruna1
Joined: 14 Oct 2008 Posts: 103
|
Re: interrupt priority order in 12F675 |
Posted: Sun Aug 02, 2009 1:49 am |
|
|
tester wrote: | Code: |
#priority timer1, ext
|
|
thanks |
|
![](templates/subSilver/images/spacer.gif) |
Ttelmah Guest
|
|
Posted: Sun Aug 02, 2009 2:08 am |
|
|
As a further comment, if you don't have a 'priority statement, the priority is defined by the order the interrupt handlers are placed in the source code.
There is no hardware priority on any of the 12, or 16 chips, and all the order, or the priority statement does, is determine the sequence in which the bits will be 'polled' in the global handler that CCS generates for you.
Best Wishes |
|
![](templates/subSilver/images/spacer.gif) |
aruna1
Joined: 14 Oct 2008 Posts: 103
|
|
Posted: Sun Aug 02, 2009 2:19 am |
|
|
Ttelmah wrote: | As a further comment, if you don't have a 'priority statement, the priority is defined by the order the interrupt handlers are placed in the source code.
There is no hardware priority on any of the 12, or 16 chips, and all the order, or the priority statement does, is determine the sequence in which the bits will be 'polled' in the global handler that CCS generates for you.
Best Wishes |
nice |
|
![](templates/subSilver/images/spacer.gif) |
|