CCS C Software and Maintenance Offers
FAQFAQ   FAQForum Help   FAQOfficial CCS Support   SearchSearch  RegisterRegister 

ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 

CCS does not monitor this forum on a regular basis.

Please do not post bug reports on this forum. Send them to support@ccsinfo.com

interrupt priority order in 12F675

 
Post new topic   Reply to topic    CCS Forum Index -> General CCS C Discussion
View previous topic :: View next topic  
Author Message
aruna1



Joined: 14 Oct 2008
Posts: 103

View user's profile Send private message

interrupt priority order in 12F675
PostPosted: Sat Aug 01, 2009 9:12 pm     Reply with quote

Guys, is there interrupt priority order in 12F675? Like if both external interrupt and timer interrupt occur at the same time, which interrupt service routine will run first? Is there any way we can set priorities?

And can we use the comparator interrupt as zero voltage detector?

Thanks
tester



Joined: 29 Jun 2009
Posts: 40
Location: Russia, SPb

View user's profile Send private message Visit poster's website

Re: interrupt priority order in 12F675
PostPosted: Sun Aug 02, 2009 1:44 am     Reply with quote

Code:

#priority timer1, ext
aruna1



Joined: 14 Oct 2008
Posts: 103

View user's profile Send private message

Re: interrupt priority order in 12F675
PostPosted: Sun Aug 02, 2009 1:49 am     Reply with quote

tester wrote:
Code:

#priority timer1, ext


thanks
Ttelmah
Guest







PostPosted: Sun Aug 02, 2009 2:08 am     Reply with quote

As a further comment, if you don't have a 'priority statement, the priority is defined by the order the interrupt handlers are placed in the source code.
There is no hardware priority on any of the 12, or 16 chips, and all the order, or the priority statement does, is determine the sequence in which the bits will be 'polled' in the global handler that CCS generates for you.

Best Wishes
aruna1



Joined: 14 Oct 2008
Posts: 103

View user's profile Send private message

PostPosted: Sun Aug 02, 2009 2:19 am     Reply with quote

Ttelmah wrote:
As a further comment, if you don't have a 'priority statement, the priority is defined by the order the interrupt handlers are placed in the source code.
There is no hardware priority on any of the 12, or 16 chips, and all the order, or the priority statement does, is determine the sequence in which the bits will be 'polled' in the global handler that CCS generates for you.

Best Wishes


nice
Display posts from previous:   
Post new topic   Reply to topic    CCS Forum Index -> General CCS C Discussion All times are GMT - 6 Hours
Page 1 of 1

 
Jump to:  
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum


Powered by phpBB © 2001, 2005 phpBB Group