View previous topic :: View next topic |
Author |
Message |
cfernandez
Joined: 18 Oct 2003 Posts: 145
|
PIC24HJ BootLoader Question - Urgent |
Posted: Tue Jun 14, 2011 12:45 pm |
|
|
Hi,
We are migrate our BootLoader, and for the PIC18 the Program (not bootloader) include this:
Code: | #define IL_END_PROGRAM_MEMORY 0x05FF
#define APL_MEMORY_RESET_ADDRESS 0x0600
#define APL_MEMORY_INTERRUPT_VECTOR 0x0608
#build ( reset = APL_MEMORY_RESET_ADDRESS, interrupt = APL_MEMORY_INTERRUPT_VECTOR )
#org 0, IL_END_PROGRAM_MEMORY {}
|
But for the PIC24, what is the rig address for APL_MEMORY_INTERRUPT_VECTOR ? or I have not include this? If I not include this the .LST include, for example this:
Code: | 0002A: DATA A8,02,00 : Int11 RDA v11 at 0002A8 |
and for that the bootloader write this first that erase the page and erase the address 0x0000 that have the goto for start BootLoader.
In the CCS example I not see anything about change the interrupt table, how to make this????
If possible that anything help me with this?
Thank you very much!!
Best Regards, |
|
|
FvM
Joined: 27 Aug 2008 Posts: 2337 Location: Germany
|
|
Posted: Tue Jun 14, 2011 12:54 pm |
|
|
A search with the keywords bootloader and pic24 will reveal several interesting contributions. |
|
|
cfernandez
Joined: 18 Oct 2003 Posts: 145
|
|
Posted: Tue Jun 14, 2011 2:23 pm |
|
|
Dear FvM,
Befor write in the Foro I seach all possibility, and then and only then write here.
In this foro I not found anything.
Can you help me?
Best Regards, |
|
|
FvM
Joined: 27 Aug 2008 Posts: 2337 Location: Germany
|
|
Posted: Wed Jun 15, 2011 3:46 am |
|
|
I'm not under the impression, that you yet reviewed the relevant contributions in CCS forum.
You can't simply copy the PIC18 bootloader concepts to PIC24. To understand why, you need to study the processor architecture differences related to interrupts. The consequences for the bootloader structure are discussed in Microchip AN1157. It's a good starting point to design a PIC24 bootloader. |
|
|
|