CCS C Software and Maintenance Offers
FAQFAQ   FAQForum Help   FAQOfficial CCS Support   SearchSearch  RegisterRegister 

ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 

CCS does not monitor this forum on a regular basis.

Please do not post bug reports on this forum. Send them to CCS Technical Support

All IO reset

 
Post new topic   Reply to topic    CCS Forum Index -> General CCS C Discussion
View previous topic :: View next topic  
Author Message
Kongfu1
Guest







All IO reset
PostPosted: Fri Feb 20, 2009 2:20 pm     Reply with quote

Hi,

Using 18F452 PIC for PID control with many other h/w staffs build in same box for more than 2 years.

Not all the time, all IO pins of PIC will be reset as well as disabling interrupt for unknown reason. When this happens, SW still be alive because io of h/w watch dog is still toggling in safety task. In same task, some logical is used to monitor the bit of interrupt enable (0xff2-bit7). If it is 0, reboot cpu. But, it is not always working.

This problem may happen once for 3 months or even longer time.

Please advice.
Howard
FvM



Joined: 27 Aug 2008
Posts: 2337
Location: Germany

View user's profile Send private message

PostPosted: Fri Feb 20, 2009 5:03 pm     Reply with quote

Do you also observe other kinds of failure, e.g. unintended CPU resets, or only events of the said kind? Did you check the Microchip silicon errata sheets for known issues?

If the problem isn't caused by an electrical phenomenon (as supply overvoltage) it's mostly a case of unintenional programmed action, due to a processor or software bug. It may be meaningful, to shield any code, that may be responsible for the observed behaviour against irregular execution, at least for trial.
Kongfu1
Guest







thanks
PostPosted: Fri Feb 20, 2009 6:58 pm     Reply with quote

Yes. I checked errata sheets, there are two modules with known issues maybe root causes for this.

Thanks for the helps.

FvM wrote:
Do you also observe other kinds of failure, e.g. unintended CPU resets, or only events of the said kind? Did you check the Microchip silicon errata sheets for known issues?

If the problem isn't caused by an electrical phenomenon (as supply overvoltage) it's mostly a case of unintenional programmed action, due to a processor or software bug. It may be meaningful, to shield any code, that may be responsible for the observed behaviour against irregular execution, at least for trial.
Display posts from previous:   
Post new topic   Reply to topic    CCS Forum Index -> General CCS C Discussion All times are GMT - 6 Hours
Page 1 of 1

 
Jump to:  
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum


Powered by phpBB © 2001, 2005 phpBB Group